


7A, 650V DP MOS POWER TRANSISTOR

GENERAL DESCRIPTION

SVS7N65F/D/MJ is an N-channel enhancement mode high voltage power MOSFETs produced using the new platform of Silan's DP MOS technology. It achieves low conduction loss and switching losses. It leads the design engineers to their power converters with high efficiency, high power density, and superior thermal behavior. Furthermore, it's universal applicable, i.e., suitable for hard and soft switching topologies.

FEATURES

- 7A, 650V, $R_{DS(on)(typ)}=0.66\Omega@V_{GS}=10V$
- New revolutionary high voltage technology
- Ultra low gate charge
- Periodic avalanche rated
- Extreme dv/dt rated
- High peak current capability



ORDERING INFORMATION

Part No.	Package	Marking	Material	Packing
SVS7N65F	TO-220F-3L	SVS7N65F	Halogen free	Tube
SVS7N65D	TO-252-2L	SVS7N65D	Halogen free	Tube
SVS7N65DTR	TO-252-2L	SVS7N65D	Halogen free	Tape & Reel
SVS7N65MJ	TO-251J-3L	SVS7N65MJ	Halogen free	Tube

ABSOLUTE MAXIMUM RATINGS (T_C=25°C unless otherwise noted)

Characteristics		Symbol	Ratings			Unit
			SVS7N65F	SVS7N65D	SVS7N65MJ	
Drain-Source Voltage		V _{DS}	650			V
Gate-Source Voltage		V _{GS}	±30			V
Drain Current	T _C =25°C	I _D	7.0			A
	T _C =100°C		4			
Drain Current Pulsed		I _{DM}	25			A
Power Dissipation(T _C =25°C) -Derate above 25°C		P _D	35	48	50	W
			0.28	0.38	0.40	W/°C
Single Pulsed Avalanche Energy (Note 1)		E _{AS}	263			mJ
Operation Junction Temperature Range		T _J	-55~+150			°C
Storage Temperature Range		T _{stg}	-55~+150			°C

THERMAL CHARACTERISTICS

Characteristics	Symbol	Ratings			Unit
		SVS7N65F	SVS7N65D	SVS7N65MJ	
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	3.57	2.60	2.50	$^{\circ}\text{C/W}$
Thermal Resistance, Junction-to-Ambient	$R_{\theta JA}$	120	110	110	$^{\circ}\text{C/W}$

ELECTRICAL CHARACTERISTICS ($T_c=25^{\circ}\text{C}$ unless otherwise noted)

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Drain -Source Breakdown Voltage	B_{VDSS}	$V_{GS}=0V, I_D=250\mu A$	650	--	--	V
Drain-Source Leakage Current	I_{DSS}	$V_{DS}=650V, V_{GS}=0V$	--	--	1.0	μA
Gate-Source Leakage Current	I_{GSS}	$V_{GS}=\pm 30V, V_{DS}=0V$	--	--	± 100	nA
Gate Threshold Voltage	$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu A$	2.0	--	4.0	V
Static Drain-Source On State Resistance	$R_{DS(on)}$	$V_{GS}=10V, I_D=3.5A$	--	0.66	0.77	Ω
Input Capacitance	C_{iss}	$V_{DS}=100V, V_{GS}=0V, f=1.0MHz$	--	486	--	pF
Output Capacitance	C_{oss}		--	30.5	--	
Reverse Transfer Capacitance	C_{rss}		--	2.8	--	
Turn-on Delay Time	$t_{d(on)}$	$V_{DD}=325V, I_D=7.0A, V_{GS}=10V, R_G=10\Omega$ (Note 2,3)	--	11.0	--	ns
Turn-on Rise Time	t_r		--	28.6	--	
Turn-off Delay Time	$t_{d(off)}$		--	45.2	--	
Turn-off Fall Time	t_f		--	29.1	--	
Total Gate Charge	Q_g	$V_{DS}=520V, I_D=7.0A, V_{GS}=10V$ (Note 2,3)	--	16.3	--	nC
Gate-Source Charge	Q_{gs}		--	2.86	--	
Gate-Drain Charge	Q_{gd}		--	8.55	--	

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Characteristics	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Continuous Source Current	I_S	Integral Reverse P-N Junction Diode in the MOSFET	--	--	7.0	A
Pulsed Source Current	I_{SM}		--	--	25	
Diode Forward Voltage	V_{SD}	$I_S=7.0A, V_{GS}=0V$	--	--	1.4	V
Reverse Recovery Time	T_{rr}	$I_S=7.0A, V_{GS}=0V, dI_F/dt=100A/\mu s$	--	327	--	ns
Reverse Recovery Charge	Q_{rr}		--	2.7	--	μC

Notes:

1. $L=30mH, I_{AS}=3.9A, V_{DD}=100V, R_G=25\Omega$, starting $T_J=25^{\circ}\text{C}$;
2. Pulse Test: Pulse width $\leq 300\mu s$, Duty cycle $\leq 2\%$;
3. Essentially independent of operating temperature.

TYPICAL CHARACTERISTICS

Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics



TYPICAL CHARACTERISTICS(continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 8. On-resistance Variation vs. Temperature




Figure 9-1. Max. Safe Operating Area(SVS7N65F)




Figure 9-2. Max. Safe Operating Area(SVS7N65D)






Figure 9-2. Max. Safe Operating Area(SVS7N65MJ)




TYPICAL TEST CIRCUIT


Gate Charge Test Circuit & Waveform



Resistive Switching Test Circuit & Waveform




Unclamped Inductive Switching Test Circuit & Waveform



PACKAGE OUTLINE (continued)


TO-220F-3L

UNIT: mm




TO-252-2L

UNIT: mm



NOTE1 : There are two conditions for this position:has
an eject pin or has no eject pin.

PACKAGE OUTLINE (continued)



Disclaimer :

- Silan reserves the right to make changes to the information herein for the improvement of the design and performance without further notice! Customers should obtain the latest relevant information before placing orders and should verify that such information is complete and current.
- All semiconductor products malfunction or fail with some probability under special conditions. When using Silan products in system design or complete machine manufacturing, it is the responsibility of the buyer to comply with the safety standards strictly and take essential measures to avoid situations in which a malfunction or failure of such Silan products could cause loss of body injury or damage to property.
- Silan will supply the best possible product for customers!

Part No.:	SVS7N65F/D/MJ	Document Type:	Datasheet
Copyright:	HANGZHOU SILAN MICROELECTRONICS CO.,LTD	Website:	http://www.silan.com.cn

Rev.:	1.0	Author:	Yin Zi
-------	-----	---------	--------

Revision History:

1. First release
